

1 1. A method of fabricating a contact structure for an integrated circuit,
2 comprising:

3 providing a semiconductor substrate having a lower bulk insulator layer
4 thereupon, a dielectric layer upon the lower bulk insulator layer, and a conductor
5 layer upon the dielectric layer;

6 forming a dielectric layer on the lower bulk insulator layer;

7 forming a conductor layer upon the dielectric layer;

8 forming a first insulator layer upon the conductor layer;

9 forming a second insulator layer upon the first insulator layer, said
10 second insulator layer having a top surface and having a thickness greater than that
11 of the first insulator layer;

12 selectively removing the first and second insulator layers so as to form a
13 opening defined by the lower bulk insulator layer, the dielectric layer, the conductor
14 layer, and the first and second insulator layers, the opening terminating at a bottom
15 surface within the lower bulk insulator layer above the semiconductor substrate;

16 forming a sleeve insulator layer upon the top surface of said second insulator
17 layer and within said opening so as to make contact with each of the lower bulk
18 insulator layer, the dielectric layer, the conductor layer, and the first and
19 second insulator layers;

20 removing the sleeve insulator layer from the bottom surface within the lower
21 bulk insulator layer above the semiconductor substrate, from the top surface of the
22 second insulator layer, such that the sleeve insulator layer has a terminus at an
23 interface between the first and second insulator layers, and extends to an opposite
24 terminus that is above the semiconductor substrate, within the lower bulk insulator
25 layer, and below the dielectric layer; and
26

1 removing material of the lower bulk insulator layer to expose a contact on the
2 semiconductor substrate.

3
4 2. A method according to Claim 1, wherein at least one of removing the sleeve
5 insulator layer and removing material of the lower bulk insulator layer comprises etching.

6
7 3. A method according to Claim 1, further comprising forming a conductive
8 structure in contact with each of the sleeve insulator layer, the contact on the semiconductor
9 substrate, and a sidewall of the lower bulk insulator layer that is situated in between the
10 contact on the semiconductor substrate and the sleeve insulator layer.

11
12 4. A method according to Claim 3, wherein the conductive structure has an end
13 comprising at least one refractory metal silicide, said end of said conductive structure being
14 situated upon the contact on the semiconductor substrate.

15
16 5. A method according to Claim 3, wherein the conductive structure comprises
17 at least one material selected from the group consisting of tungsten, titanium/titanium
18 nitride/tungsten, titanium/tungsten, aluminum, copper, a refractory metal silicide with
19 aluminum, and a refractory metal silicide with copper.

20
21 6. A method as defined in Claim 1, wherein said sleeve insulator layer
22 comprises at least one material selected from the group consisting of Ta_2O_5 and Si_3N_4 .

1 7. A method of fabricating a contact structure for an integrated circuit,
2 comprising:

3 providing a semiconductor substrate having a capacitor storage node thereon
4 and having an active region therein that is adjacent to a transistor on said
5 semiconductor substrate, and further having a lower bulk insulator layer upon the
6 active area, the transistor, and the semiconductor substrate, a capacitor dielectric
7 layer upon the lower bulk insulator layer and upon the capacitor storage node, a cell
8 plate conductor layer upon the capacitor dielectric layer, and a cell plate insulator
9 layer upon the cell plate conductor layer;

10 forming an upper bulk insulator layer upon the cell plate insulator layer, said
11 upper bulk insulator layer having a top surface and a thickness that is greater than
12 that of the cell plate insulator layer;

13 etching a opening defined by the lower bulk insulator layer, the capacitor
14 dielectric layer, the cell plate conductor layer, the cell plate insulator layer, and the
15 upper bulk insulator layer, the opening terminating at a bottom surface within the
16 lower bulk insulator layer above the semiconductor substrate;

17 depositing a sleeve insulator layer upon the top surface of said upper bulk
18 insulator layer and within said opening so as to make contact with each of the lower
19 bulk insulator layer, the capacitor dielectric layer, the cell plate conductor layer, and
20 the cell plate insulator layer;

21 etching the sleeve insulator layer from the bottom surface within the lower
22 bulk insulator layer above the semiconductor substrate, from the top surface of the
23 upper bulk insulator layer, such that the sleeve insulator layer has a terminus at an
24 interface between the upper bulk insulator layer and the cell plate insulator layer,
25 and extends to an opposite terminus that is above the semiconductor substrate,
26 within the lower bulk insulator layer, and below the capacitor dielectric layer;

1 etching the lower bulk insulator layer selective to the sleeve insulator layer
2 to expose the active region on the semiconductor substrate;

3 depositing a conductive plug in contact with each of the sleeve insulator layer,
4 the active region on the semiconductor substrate, and a sidewall of the lower bulk
5 insulator layer that is situated in between the contact on the semiconductor substrate
6 and the sleeve insulator layer, wherein the conductive plug has an end comprising
7 a refractory metal silicide, said end of said conductive plug being situated upon the
8 contact on the semiconductor substrate.

9
10 8. The method as defined in Claim 7, further comprising:
11 forming an electrically conductive bit line in contact with said conductive
12 plug.

13
14 9. The method as defined in Claim 7, wherein the conductive plug
15 is at least partially circumscribed by and is in contact with said sleeve insulator layer.

16
17 10. The method as defined in Claim 7, wherein said sleeve insulator layer
18 comprises at least one material selected from the group consisting of Ta_2O_5 and Si_3N_4 .

19
20
21
22
23
24
25
26

1 11. A method of fabricating a contact structure for an integrated circuit,
2 comprising:

3 providing a semiconductor substrate having a capacitor storage node thereon,
4 a contact plug on the semiconductor substrate, a lower bulk insulator layer upon the
5 semiconductor substrate, a capacitor dielectric layer upon the lower bulk insulator
6 layer and upon the capacitor storage node, a cell plate conductor layer upon the
7 capacitor dielectric layer, and a cell plate insulator layer having a thickness upon the
8 cell plate conductor layer;

9 forming an upper bulk insulator layer having a thickness upon the cell plate
10 insulator layer, wherein said thickness of said upper bulk insulator layer is greater
11 than that of the cell plate insulator layer, said upper bulk insulator layer having a top
12 surface;

13 forming a opening defined by the lower bulk insulator layer, the capacitor
14 dielectric layer, the cell plate conductor layer, the cell plate insulator layer, and the
15 upper bulk insulator layer, the opening terminating at a bottom surface within the
16 lower bulk insulator layer above the semiconductor substrate;

17 depositing a sleeve insulator layer upon the top surface of said upper bulk
18 insulator layer and within said opening so as to make contact with each of the lower
19 bulk insulator layer, the capacitor dielectric layer, the cell plate conductor layer, and
20 the cell plate insulator layer;

21 etching the sleeve insulator layer from the bottom surface within the lower
22 bulk insulator layer above the semiconductor substrate, from the top surface of the
23 upper bulk insulator layer, such that the sleeve insulator layer has a terminus at an
24 interface between the upper bulk insulator layer and the cell plate insulator layer,
25 and extends to an opposite terminus that is above the semiconductor substrate,
26 within the lower bulk insulator layer, and below the capacitor dielectric layer;

1 etching the lower bulk insulator layer to expose the contact plug on the
2 semiconductor substrate;

3 depositing an electrically conductive bit line contact extending from the
4 sleeve insulator layer to terminate at the contact plug, the contact plug extending
5 from the electrically conductive bit line contact to the contact on said semiconductor
6 substrate, wherein the electrically conductive bit line is in contact with the sleeve
7 insulator layer and a sidewall of the lower bulk insulator layer that is situated in
8 between the contact plug and the sleeve insulator layer.
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

1 12. A method of fabricating a contact structure for an integrated circuit,
2 comprising:

3 providing a semiconductor substrate having thereon a capacitor storage node,
4 a transistor on the semiconductor substrate, the transistor having a gate electrode,
5 a lower bulk insulator layer upon the semiconductor substrate and upon the
6 transistor, a capacitor dielectric layer upon the lower bulk insulator layer and upon
7 the capacitor storage node, a cell plate conductor layer upon the capacitor dielectric
8 layer, and a cell plate insulator layer upon the cell plate conductor layer;

9 forming an upper bulk insulator layer upon the cell plate insulator layer, said
10 cell plate insulator layer having a thickness that is less than that of the upper bulk
11 insulator layer, said upper bulk insulator layer having a top surface;

12 forming a opening defined by the lower bulk insulator layer, the capacitor
13 dielectric layer, the cell plate conductor layer, the cell plate insulator layer, and the
14 upper bulk insulator layer, the opening terminating at a bottom surface within the
15 lower bulk insulator layer above the semiconductor substrate;

16 depositing a sleeve insulator layer upon the top surface of said upper bulk
17 insulator layer and within said opening so as to make contact with each of the lower
18 bulk insulator layer, the capacitor dielectric layer, the cell plate conductor layer, and
19 the cell plate insulator layer;

20 etching the sleeve insulator layer from the bottom surface within the lower
21 bulk insulator layer above the semiconductor substrate, from the top surface of the
22 upper bulk insulator layer, such that the sleeve insulator layer has a terminus at an
23 interface between the upper bulk insulator layer and the cell plate insulator layer,
24 and extends to an opposite terminus that is above the semiconductor substrate,
25 within the lower bulk insulator layer, and below the capacitor dielectric layer;
26

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

etching the lower bulk insulator layer and the transistor to expose the gate electrode;

depositing an electrically conductive bit line contact extending from the sleeve insulator layer to terminate at the gate electrode, wherein the electrically conductive bit line is in contact with the sleeve insulator layer and a sidewall of the lower bulk insulator layer that is situated in between the gate electrode and the sleeve insulator layer.

1 13. A method of fabricating a contact structure for an integrated circuit,
2 comprising:

3 providing a semiconductor substrate having a lower bulk insulator layer and
4 a capacitor storage node upon thereupon, and further having a capacitor dielectric
5 layer upon the lower bulk insulator layer on the capacitor storage node, a cell plate
6 conductor layer upon the capacitor dielectric layer, and a cell plate insulator layer
7 upon the cell plate conductor layer:

8 forming an upper bulk insulator layer upon the cell plate insulator layer, said
9 upper bulk insulator layer having a top surface and a thickness that is greater than
10 that of said cell plate insulator layer;

11 selectively removing each of the upper bulk insulator layer, the lower bulk
12 insulator layer, the capacitor dielectric layer, the cell plate conductor layer, and the
13 cell plate insulator layer to define an opening that terminates at a bottom surface
14 within the lower bulk insulator layer above the semiconductor substrate;

15 forming a sleeve insulator layer upon the top surface of said upper bulk
16 insulator layer and within said opening so as to make contact with each of the lower
17 bulk insulator layer, the capacitor dielectric layer, the cell plate conductor layer, and
18 the cell plate insulator layer;

19 selectively removing the sleeve insulator layer to have a terminus at an
20 interface between the upper bulk insulator layer and the cell plate insulator layer,
21 and an extension to an opposite terminus that is above the semiconductor substrate,
22 within the lower bulk insulator layer, and below the capacitor dielectric layer; and

23 removing material of the lower bulk insulator layer to expose a contact on the
24 semiconductor substrate.
25
26

1 14. A method according to Claim 13, wherein at least one of selectively removing
2 the sleeve insulator layer and removing material of the lower bulk insulator layer comprises
3 etching.

4
5 15. A method according to Claim 13, further comprising forming a conductive
6 plug in contact with each of the sleeve insulator layer, the contact on the semiconductor
7 substrate, and a sidewall of the lower bulk insulator layer that is situated in between the
8 contact on the semiconductor substrate and the sleeve insulator layer.

9
10 16. A method according to Claim 15, wherein the conductive plug has an end
11 comprising a refractory metal silicide, said end of said conductive plug being situated upon
12 the contact on the semiconductor substrate.

13
14 17. A method as defined in Claim 13, wherein said sleeve insulator layer
15 comprises at least one material selected from the group consisting of Ta_2O_5 and Si_3N_4 .

16
17 18. A method as defined in Claim 15, wherein said conductive plug comprises:
18 a electrically conductive bit line contact extending from the sleeve insulator
19 layer to terminate at a contact plug, the contact plug extending from the electrically
20 conductive bit line contact to the contact on said semiconductor substrate.

21
22 19. A method according to Claim 15, wherein the conductive plug comprises at
23 least one electrically conductive material selected from the group consisting of tungsten,
24 titanium/titanium nitride/tungsten, titanium/tungsten, aluminum, copper, a refractory metal
25 silicide with aluminum, and a refractory metal silicide with copper.

26

1 20. A method of fabricating a contact structure for an integrated circuit,
2 comprising:

3 providing a semiconductor substrate having a lower bulk insulator layer and
4 a capacitor storage node thereupon, and further having, a capacitor dielectric layer
5 upon the capacitor storage node, a cell plate conductor layer upon the capacitor
6 storage node and above the lower bulk insulator layer, and a cell plate insulator layer
7 upon the cell plate conductor layer;

8 forming an upper bulk insulator layer upon the cell plate insulator layer, the
9 upper bulk insulator layer having a top surface and a thickness that is greater than
10 that of the cell plate insulator layer;

11 forming an opening that is defined by each of the lower bulk insulator layer,
12 the capacitor dielectric layer, the cell plate conductor layer, the cell plate insulator
13 layer, and the upper bulk insulator layer, the opening extending towards the
14 semiconductor substrate and terminating at a bottom surface within the lower bulk
15 insulator layer above the semiconductor substrate;

16 forming a sleeve insulator layer upon said upper bulk insulator layer and
17 within said opening so that the sleeve insulator layer makes contact with each of the
18 lower bulk insulator layer, the cell plate conductor layer, and the cell plate insulator
19 layer;

20 selectively removing the sleeve insulator layer so as to have a terminus at an
21 interface between the upper bulk insulator layer and the cell plate insulator layer and
22 an extension to an opposite terminus that is within the lower bulk insulator layer
23 and above the semiconductor substrate; and

24 removing the lower bulk insulator layer from the bottom surface within the
25 lower bulk insulator layer above the semiconductor substrate to expose a contact on
26 the semiconductor substrate.

1
2 21. A method according to Claim 20, further comprising forming a conductive
3 plug in contact with each of the sleeve insulator layer, the contact on the semiconductor
4 substrate, and a sidewall of the lower bulk insulator layer that is situated in between the
5 contact on the semiconductor substrate and the sleeve insulator layer.

6
7 22. The method as defined in Claim 20, further comprising:
8 forming an electrically conductive plug upon the contact and extending
9 through the sleeve insulator layer.

10
11 23. The method as defined in Claim 20, wherein the opposite terminus of the
12 sleeve insulator layer is between the cell dielectric layer and the semiconductor substrate.

13
14 24. The method as defined in Claim 22, further comprising:
15 forming an electrically conductive bit line in contact with said electrically
16 conductive plug.

17
18 25. The method as defined in Claim 22, wherein the electrically conductive plug
19 is at least partially circumscribed by and is in contact with said sleeve insulator layer.

20
21 26. The method as defined in Claim 20, wherein said sleeve insulator layer
22 comprises at least one material selected from the group consisting of Ta_2O_5 and Si_3N_4 .

1 27. A method of fabricating a contact structure for an integrated circuit,
2 comprising:

3 providing a semiconductor substrate having a lower bulk insulator layer and
4 a capacitor storage node thereupon, and further having, a capacitor dielectric layer
5 upon the capacitor storage node and upon the lower bulk insulator layer, a cell plate
6 conductor layer upon the capacitor dielectric layer, and a cell plate insulator layer
7 upon the cell plate conductor layer;

8 forming an upper bulk insulator layer upon the cell plate insulator layer,
9 wherein the thickness of the upper bulk insulator layer is greater than that of the cell
10 plate insulator layer;

11 selectively removing each of the upper bulk insulator layer, the cell plate
12 insulator layer, the cell plate conductor layer, the capacitor dielectric layer, and the
13 lower bulk insulator layer so as to form an opening terminating at a bottom surface
14 within the lower bulk insulator layer above the semiconductor substrate;

15 depositing a sleeve insulator layer upon said upper bulk insulator layer and
16 within said opening so as to make contact with each of the lower bulk insulator
17 layer, the capacitor dielectric layer, the cell plate conductor layer, and the cell plate
18 insulator layer;

19 selectively removing the sleeve insulator layer such that a remaining portion
20 thereof extends from a terminus at an interface between the upper bulk insulator
21 layer and the cell plate insulator layer to an opposite terminus within the lower bulk
22 insulator layer and above the semiconductor substrate;

23 selectively removing the lower bulk insulator layer to create a contact hole
24 defined by the sleeve insulator layer and the lower bulk insulator layer and to expose
25 a contact on the semiconductor substrate; and
26

1 forming a conductive plug in the contact hole upon the contact on the
2 semiconductor substrate, said sleeve insulator layer electrically insulating the
3 conductive plug from the cell plate conductor layer.
4

5 28. The method as defined in Claim 27, wherein the electrically conductive plug
6 is at least partially circumscribed by and is in contact with said sleeve insulator layer.
7

8 29. The method as defined in Claim 27, wherein said sleeve insulator layer
9 comprises at least one material selected from the group consisting of Ta_2O_5 and Si_3N_4 .
10

11 30. The method as defined in Claim 27, further comprising:
12 forming an electrically conductive bit line in contact with said electrically
13 conductive plug.
14

15 31. The method as defined in Claim 27, wherein the opposite terminus of the
16 sleeve insulator layer is between the cell dielectric layer and the semiconductor substrate.
17
18
19
20
21
22
23
24
25
26

32. A method of fabricating a contact structure for an integrated circuit, comprising:

providing a semiconductor substrate having a lower bulk insulator layer and a capacitor storage node thereupon, and further having a capacitor dielectric layer upon the capacitor storage node and upon the lower bulk insulator layer, a cell plate conductor layer upon the capacitor dielectric layer, and a cell plate insulator layer upon the cell plate conductor layer;

forming an upper bulk insulator layer upon the cell plate insulator layer;

selectively removing each of the upper bulk insulator layer, the cell plate insulator layer, the lower bulk insulator layer, the capacitor dielectric layer, and the cell plate conductor layer to define an opening terminating at a bottom surface within the lower bulk insulator layer above the semiconductor substrate;

depositing a sleeve insulator layer upon said upper bulk insulator layer and within said opening so as to make contact with each of the lower bulk insulator layer, the capacitor dielectric layer, the cell plate conductor layer, and the cell plate insulator layer;

selectively removing the sleeve insulator layer such that a remaining portion thereof extends from a terminus at an interface between the upper bulk insulator layer and the cell plate insulator layer to an opposite terminus that is within the lower bulk insulator layer and above the semiconductor substrate;

selectively removing material from the lower bulk insulator layer to create a contact hole extending from the upper bulk insulator layer through the sleeve insulator layer and the lower bulk insulator layer to expose a contact on the semiconductor substrate; and

forming a conductive plug in the contact hole upon the contact on the semiconductor substrate and extending to the upper bulk insulator layer, said sleeve

1 insulator layer electrically insulating the conductive plug from the cell plate
2 conductor layer.

3
4 33. The method as defined in Claim 32, wherein the conductive plug
5 is at least partially circumscribed by and is in contact with said sleeve insulator layer.

6
7 34. The method as defined in Claim 32, wherein said sleeve insulator layer
8 comprises at least one material selected from the group consisting of Ta_2O_5 and Si_3N_4 .

9
10 35. The method as defined in Claim 32, further comprising:
11 forming an electrically conductive bit line in contact with said conductive
12 plug.

13
14 36. The method as defined in Claim 32, wherein the opposite terminus of the
15 sleeve insulator layer is between the cell dielectric layer and the semiconductor substrate.

1 37. A method of fabricating a contact structure for an integrated circuit,
2 comprising:

3 providing a semiconductor substrate having an active region therein, a
4 capacitor storage node upon the active region, a capacitor dielectric layer upon the
5 capacitor storage node, and a cell plate conductor layer upon the capacitor dielectric
6 layer;

7 forming a cell plate insulator layer upon the cell plate conductor layer;

8 forming a upper bulk insulator layer upon the cell plate insulator layer,
9 wherein the upper bulk insulator layer is greater in thickness than the cell plate
10 insulator layer;

11 forming a contact hole extending through the upper bulk insulator layer, the
12 cell plate insulator layer, the cell plate conductor layer, the capacitor dielectric layer,
13 and the capacitor storage node to terminate at the active region;

14 forming a sleeve insulator layer within the contact hole, the sleeve insulator
15 layer extending from a terminus at an interface between the upper bulk insulator
16 layer and the cell plate insulator layer and an opposite terminus that is below
17 the capacitor dielectric layer and above the semiconductor substrate; and

18 forming an electrically conductive plug extending through the sleeve insulator
19 layer to make contact with the active region and the capacitor storage node, the
20 electrically conductive plug being electrically insulated from the cell plate conductor
21 layer by the sleeve insulator layer.

22
23 38. The method as defined in Claim 37, further comprising, prior to forming said
24 electrically conductive plug:

25 forming a first transistor upon the semiconductor substrate;

26 forming a second transistor upon the semiconductor substrate, and

1 wherein forming said electrically conductive plug further comprises forming
2 a first portion of the electrically conductive plug so as to be situated between the
3 first and second transistors and between the semiconductor substrate and the sleeve
4 insulator layer.

5
6 39. The method as defined in Claim 38, wherein the first portion of the
7 electrically conductive plug is enclosed within the sleeve insulator layer.

8
9 40. The method as defined in Claim 37, wherein the electrically conductive plug
10 is at least partially circumscribed by and is in contact with said sleeve insulator layer.

11
12 41. The method as defined in Claim 37, wherein said sleeve insulator layer
13 comprises at least one material selected from the group consisting of Ta_2O_5 and Si_3N_4 .

14
15 42. The method as defined in Claim 37, further comprising:
16 forming an electrically conductive bit line in contact with said electrically
17 conductive plug.

1 43. A method of fabricating an integrated circuit that includes a semiconductor
2 substrate having an active region therein, a capacitor storage node upon the active region, a
3 capacitor dielectric layer upon the capacitor storage node, a cell plate conductor layer upon
4 the capacitor dielectric layer, a cell plate insulator layer upon the cell plate conductor layer,
5 and an upper bulk insulator layer upon the cell plate insulator layer, the method comprising:
6 forming a contact hole extending through the upper bulk insulator layer, the
7 cell plate insulator layer, the cell plate conductor layer, the capacitor dielectric layer,
8 and the capacitor storage node to terminate at the active region;
9 forming a sleeve insulator layer within the contact hole, the sleeve insulator
10 layer extending from a terminus at an interface between the upper bulk insulator
11 layer and the cell plate insulator layer and an opposite terminus that is below
12 the capacitor dielectric layer and above the semiconductor substrate;
13 forming an electrically conductive plug extending through the sleeve insulator
14 layer to make contact with the active region and the capacitor storage node, the
15 electrically conductive plug being electrically insulated from the cell plate conductor
16 layer by the sleeve insulator layer.